Export your learner materials as an interactive game, a webpage, or FAQ style cheatsheet.
Unsaved Work Found!
It looks like you have unsaved work from a previous session. Would you like to restore it?
Total Categories: 6
The third generation Epyc processors (7003 series) utilized the older Zen 2 microarchitecture.
Answer: False
The third generation Epyc processors (7003 series), codenamed 'Milan', utilized the Zen 3 microarchitecture, which offered significant performance improvements over the Zen 2 architecture used in the 'Rome' generation.
The Zen 4c microarchitecture in 'Bergamo' processors is optimized for lower core counts and higher frequencies.
Answer: False
The Zen 4c microarchitecture, utilized in 'Bergamo' processors, is optimized for higher core counts and power efficiency, particularly for cloud workloads. It achieves this through modifications such as reduced L3 cache per CCX and lower core frequencies, rather than prioritizing higher frequencies at lower core counts.
A typical Epyc Core Complex Die (CCD) contains 16 cores.
Answer: False
A typical Epyc Core Complex Die (CCD) usually contains two Core Complexes (CCXs), with each CCX housing four cores. Therefore, a single CCD typically contains 8 cores, not 16.
Epyc processors support AVX-512 instruction sets starting from the Zen 4 architecture.
Answer: True
Support for the AVX-512 instruction set was introduced with the Zen 4 microarchitecture in AMD's Epyc processors, enhancing performance for specific scientific and computational workloads.
The maximum clock rate for Epyc processors can reach up to 5.7 GHz.
Answer: True
Certain high-end Epyc processor models, particularly in later generations, can achieve maximum boost clock rates reaching up to 5.7 GHz.
What microarchitecture powered the third generation Epyc processors (7003 series)?
Answer: Zen 3
The third generation Epyc processors, designated as the 7003 series and codenamed 'Milan', were powered by the Zen 3 microarchitecture.
The Zen 4c microarchitecture, used in 'Bergamo' processors, is optimized for what purpose?
Answer: Higher core counts and power efficiency for cloud workloads
The Zen 4c microarchitecture is specifically optimized for higher core counts and improved power efficiency, making it ideal for large-scale cloud computing deployments.
What microarchitectures are utilized by the 'Turin' Epyc processors launched in October 2024?
Answer: Zen 5 and Zen 5c
The 'Turin' Epyc processors, launched in October 2024, are based on the Zen 5 and Zen 5c microarchitectures.
Which of the following instruction set extensions is supported by Epyc processors starting from the Zen 4 architecture?
Answer: AVX-512
Support for the AVX-512 instruction set was introduced with the Zen 4 microarchitecture, enhancing computational capabilities for specific workloads.
The first generation of Epyc processors, codenamed 'Naples', were launched in June 2017.
Answer: True
The initial generation of AMD Epyc processors, identified by the codename 'Naples', was indeed launched in June 2017, marking AMD's significant re-entry into the server processor market.
The 'Turin' Epyc processors, launched in October 2024, are based on the Zen 4 microarchitecture and use the SP6 socket.
Answer: False
The 'Turin' Epyc processors, launched in October 2024, are based on the Zen 5 and Zen 5c microarchitectures and utilize the SP5 socket, not the Zen 4 architecture or the SP6 socket.
The 'Turin Dense' processors are based on Zen 5 and support up to 128 cores, while 'Turin' uses Zen 5c for up to 192 cores.
Answer: False
The codenames are reversed: 'Turin' processors are based on Zen 5 and support up to 128 cores, while 'Turin Dense' processors utilize the Zen 5c microarchitecture and support up to 192 cores.
The EPYC 7001 series 32-core model (7501) was released with a price tag of $3400.
Answer: True
The EPYC 7001 series 32-core model, specifically the EPYC 7501, was launched with a retail price of $3400.
Which codename corresponds to the first generation of Epyc processors launched in June 2017?
Answer: Naples
The codename 'Naples' is associated with the first generation of Epyc processors, which were launched in June 2017.
Which Epyc generation, codenamed 'Rome', featured up to 64 cores and supported 128 PCIe 4.0 lanes?
Answer: Second generation (Rome)
The second generation Epyc processors, codenamed 'Rome', introduced support for up to 64 cores per socket and provided 128 PCIe 4.0 lanes.
The 'Turin Dense' processors are based on which microarchitecture and support how many cores?
Answer: Zen 5c, up to 192 cores
The 'Turin Dense' Epyc processors utilize the Zen 5c microarchitecture and are designed to support up to 192 cores per socket.
Which Epyc processor codename refers to the 8004 series, launched in September 2023, and uses the SP6 socket?
Answer: Siena
The codename 'Siena' refers to the Epyc 8004 series processors, launched in September 2023, which utilize the SP6 socket and are based on the Zen 4c microarchitecture.
The 'Turin' Epyc processors utilize which microarchitecture and socket?
Answer: Zen 5, SP5 socket
The 'Turin' Epyc processors, launched in October 2024, are based on the Zen 5 microarchitecture and are compatible with the SP5 socket.
The core count per socket remained constant at 32 cores from the first generation (Naples) to the second generation (Rome) of Epyc processors.
Answer: False
The core count per socket doubled from the first generation ('Naples', up to 32 cores) to the second generation ('Rome', up to 64 cores). This represented a substantial increase in compute density.
The Milan-X refresh introduced 3D V-Cache technology, increasing the L3 cache to 768 MB per CPU.
Answer: True
The Milan-X refresh of the Epyc 7003 series processors incorporated AMD's 3D V-Cache technology, stacking additional cache memory to achieve a total L3 cache capacity of 768 MB per CPU socket.
The Milan-X Epyc processors, using 3D V-Cache, had a maximum L3 cache of 256 MB per socket.
Answer: False
The Milan-X Epyc processors, featuring 3D V-Cache technology, significantly increased the maximum L3 cache per socket to 768 MB, far exceeding the 256 MB found in standard Milan CPUs.
Epyc 'Genoa' processors support up to 96 cores and feature 8-channel DDR5 memory.
Answer: False
Epyc 'Genoa' processors support up to 96 cores and feature 12-channel DDR5 memory, not 8-channel.
The 'X' suffix in Epyc models like Milan-X signifies the inclusion of 3D V-Cache technology.
Answer: True
The 'X' suffix in Epyc processor designations, such as Milan-X, indicates the integration of AMD's 3D V-Cache technology, which substantially increases the L3 cache capacity for enhanced performance in specific applications.
The 'Bergamo' Epyc processors, based on the Zen 4c microarchitecture, support a maximum of 128 cores and 256 threads per socket.
Answer: True
The 'Bergamo' Epyc processors, utilizing the Zen 4c microarchitecture, are designed to support up to 128 cores and 256 threads per socket, emphasizing high density for cloud computing environments.
The 'Turin Dense' Epyc processors (Zen 5c) support up to 192 cores and 384 threads per socket.
Answer: True
The 'Turin Dense' Epyc processors, based on the Zen 5c microarchitecture, are designed to scale up to 192 cores and 384 threads per socket, offering maximum compute density.
The 'Turin' Epyc processors (Zen 5) support up to 192 cores and 384 threads per socket.
Answer: False
The 'Turin' Epyc processors, based on the Zen 5 microarchitecture, support up to 128 cores and 256 threads per socket. The higher core count of 192 is associated with the 'Turin Dense' variant using Zen 5c.
The Epyc 4005 series 'Grado' processors support up to 64 cores.
Answer: False
The Epyc 4005 series 'Grado' processors support a maximum of 16 cores, not 64.
The Zen 4c core increases L3 cache size compared to the standard Zen 4 core.
Answer: False
The Zen 4c core, optimized for density and efficiency, actually reduces the L3 cache size per Core Complex (CCX) compared to the standard Zen 4 core, while maintaining instruction set compatibility.
The EPYC 7002 series (Rome) processors supported up to 64 cores per socket.
Answer: True
The EPYC 7002 series, codenamed 'Rome', represented a significant increase in core count, offering up to 64 cores per socket.
The EPYC 7003 series (Milan) processors increased the maximum core count to 72 cores per socket.
Answer: False
The EPYC 7003 series ('Milan') processors maintained the maximum core count of 64 cores per socket, similar to the 'Rome' generation, while focusing on per-core performance improvements with the Zen 3 architecture.
The EPYC 'Genoa' processors support a maximum of 128 cores per socket.
Answer: False
The EPYC 'Genoa' processors, based on the Zen 4 architecture, support a maximum of 96 cores per socket. The 128-core count is achieved by the 'Bergamo' processors using the Zen 4c microarchitecture.
The EPYC 'Bergamo' processors support a maximum of 128 cores per socket.
Answer: True
The EPYC 'Bergamo' processors, utilizing the Zen 4c microarchitecture, are designed to offer a maximum of 128 cores per socket, emphasizing high core density for cloud workloads.
The EPYC 'Siena' processors support up to 64 cores per processor.
Answer: True
The EPYC 'Siena' processors (8004 series), based on the Zen 4c microarchitecture, offer configurations with up to 64 cores per processor.
The EPYC 'Turin' processors (Zen 5) support up to 128 cores per socket.
Answer: True
The 'Turin' Epyc processors, based on the Zen 5 microarchitecture, are designed to support up to 128 cores per socket.
The EPYC 'Turin Dense' processors (Zen 5c) support up to 192 cores per socket.
Answer: True
The 'Turin Dense' Epyc processors, utilizing the Zen 5c microarchitecture, are engineered to support a maximum of 192 cores per socket, maximizing compute density.
How did the maximum core count per socket change between Epyc's first generation (Naples) and second generation (Rome)?
Answer: It doubled from 32 to 64 cores.
The maximum core count per socket doubled from 32 cores in the first-generation 'Naples' processors to 64 cores in the second-generation 'Rome' processors.
The Milan-X refresh of the Epyc 7003 series introduced which significant cache technology?
Answer: 3D V-Cache
The Milan-X refresh notably introduced AMD's 3D V-Cache technology, which significantly augmented the L3 cache capacity.
What was the maximum L3 cache capacity per socket for the Milan-X Epyc processors featuring 3D V-Cache?
Answer: 768 MB
The Milan-X Epyc processors, equipped with 3D V-Cache technology, achieved a maximum L3 cache capacity of 768 MB per socket.
What is the maximum number of cores supported by the EPYC 7001 series ('Naples') processors?
Answer: 32 cores
The EPYC 7001 series processors, codenamed 'Naples', offered a maximum configuration of 32 cores per socket.
How does the Zen 4c core differ from the standard Zen 4 core in terms of cache?
Answer: Zen 4c reduces the L3 cache per CCX.
The Zen 4c core, optimized for higher density, reduces the L3 cache size per Core Complex (CCX) compared to the standard Zen 4 core, while maintaining other architectural similarities.
Epyc 'Genoa' processors, based on Zen 4, support DDR5 memory and PCIe 5.0.
Answer: True
The 'Genoa' Epyc processors, built on the Zen 4 microarchitecture, introduced support for DDR5 memory and PCIe 5.0, representing a significant advancement in platform capabilities.
The 'Siena' Epyc processors use the SP5 socket, the same as Genoa.
Answer: False
The 'Siena' Epyc processors (8004 series) utilize the SP6 socket, which is distinct from the SP5 socket used by 'Genoa' and 'Turin' processors. The SP6 socket is designed for lower-power and embedded applications.
Infinity Fabric is used to connect multiple Epyc CPUs in dual-socket configurations.
Answer: True
In dual-socket Epyc systems, AMD's Infinity Fabric technology is employed to establish high-bandwidth, low-latency communication pathways between the two CPUs, facilitating efficient inter-processor data exchange.
The 'chipset-free' design of Epyc means they require additional chipset modules for basic functionality.
Answer: False
The 'chipset-free' design of Epyc processors indicates that essential functions, such as memory controllers and PCIe connectivity, are integrated directly onto the CPU package. This eliminates the need for a separate motherboard chipset for core functionality.
The EPYC 7002 series ('Rome') processors supported PCIe 3.0 lanes and 8-channel DDR4-3200 memory.
Answer: False
The EPYC 7002 series ('Rome') processors supported 128 PCIe 4.0 lanes and 8-channel DDR4-3200 memory, representing an upgrade from PCIe 3.0 in earlier generations.
Both 'Rome' and 'Milan' Epyc generations offered 128 PCIe 4.0 lanes per socket.
Answer: True
Both the second generation ('Rome') and the third generation ('Milan') Epyc processors provided 128 PCIe 4.0 lanes per socket, offering substantial bandwidth for peripherals and accelerators.
The EPYC Embedded 3000 series processors use the SP5 socket.
Answer: False
The EPYC Embedded 3000 series processors typically utilize the SP4 or SP4r2 sockets, not the SP5 socket which is associated with later server generations like Genoa.
The SP5 socket, introduced with Genoa, supports DDR5 memory and PCIe 5.0.
Answer: True
The SP5 socket, launched alongside the 'Genoa' Epyc processors, was designed to support the advanced platform features of DDR5 memory and PCIe 5.0 connectivity.
The SP6 socket, used by Siena processors, is larger than the SP5 socket.
Answer: False
The SP6 socket, utilized by 'Siena' processors, is designed with a smaller footprint and pin count compared to the SP5 socket, catering to specific low-power and embedded applications.
The Epyc 4005 series 'Grado' processors are compatible with the SP5 socket.
Answer: False
The Epyc 4005 series 'Grado' processors are compatible with the AM5 socket, similar to desktop Ryzen CPUs, not the SP5 socket used for higher-end server Epyc processors.
Both 'Genoa' and 'Turin' Epyc processor families support DDR5 memory.
Answer: True
Both the 'Genoa' (Zen 4) and 'Turin' (Zen 5) Epyc processor families are designed to support DDR5 memory technology, offering increased memory bandwidth and efficiency.
What key platform features are associated with the Epyc 'Genoa' processors (Zen 4)?
Answer: DDR5 memory, PCIe 5.0 lanes, SP5 socket
The 'Genoa' Epyc processors, based on the Zen 4 architecture, introduced support for DDR5 memory, PCIe 5.0 lanes, and utilized the new SP5 socket.
Which socket is associated with the low-power 'Siena' Epyc processors (8004 series)?
Answer: SP6
The 'Siena' Epyc processors (8004 series) utilize the SP6 socket, which is designed for lower-power and embedded applications and features a smaller physical footprint compared to the SP5 socket.
What is the function of Infinity Fabric in dual-socket Epyc systems?
Answer: To interconnect the two CPUs, providing high-bandwidth communication
In dual-socket Epyc configurations, Infinity Fabric serves as the high-speed interconnect between the two processors, enabling efficient and low-latency communication.
The term 'chipset-free' for Epyc processors implies:
Answer: Essential server functions are integrated directly onto the CPU package.
A 'chipset-free' design signifies that critical server functionalities, such as memory controllers and I/O interfaces, are integrated directly within the Epyc processor package, reducing reliance on separate motherboard chipsets.
Which Epyc processor family, based on the Zen 4 microarchitecture, supports up to 96 cores and 12 channels of DDR5 memory?
Answer: Genoa
The 'Genoa' Epyc processor family, built upon the Zen 4 microarchitecture, supports up to 96 cores and features 12 channels of DDR5 memory.
Which Epyc processor family supports the AM5 socket, similar to desktop Ryzen CPUs?
Answer: Grado (4005 series)
The Epyc 4005 series, codenamed 'Grado', utilizes the AM5 socket, aligning it with the socket used for contemporary AMD Ryzen desktop processors.
What memory technology do both the 'Genoa' and 'Turin' Epyc processor families support?
Answer: DDR5
Both the 'Genoa' (Zen 4) and 'Turin' (Zen 5) Epyc processor families are designed to support DDR5 memory technology.
AMD's Epyc processor brand is primarily engineered for the consumer gaming market.
Answer: False
The Epyc processor brand is specifically engineered for server and embedded systems, not the consumer gaming market. Its design focuses on high core counts, enterprise-grade features, and scalability for data center workloads.
Epyc processors lack enterprise-grade features like ECC memory support and higher core counts compared to desktop CPUs.
Answer: False
Epyc processors are characterized by their inclusion of enterprise-grade features, such as support for ECC memory, significantly higher core counts than typical desktop CPUs, extensive PCIe lanes, and support for larger memory capacities.
The 'Frontier' supercomputer, operational in May 2022, used Intel Xeon processors.
Answer: False
The 'Frontier' supercomputer, which became operational in May 2022 and was recognized as the world's most powerful at the time, was built using AMD Epyc CPUs, not Intel Xeon processors.
In 2017, Epyc processors were initially found to be superior to Intel Xeon in database tasks.
Answer: False
Initial comparisons in 2017 indicated that Epyc processors often outperformed Intel Xeon in high-performance computing and big-data workloads but generally lagged in database tasks due to factors such as cache latency.
AMD's Opteron processor line was the successor to the Epyc brand.
Answer: False
The Opteron processor line was the predecessor to the Epyc brand. Epyc represents AMD's modern server CPU architecture, succeeding the Opteron lineage.
The Hygon Dhyana processor is an unrelated chip developed independently of AMD's Epyc architecture.
Answer: False
The Hygon Dhyana processor is closely related to AMD's Epyc architecture, often described as a rebranded or modified version of AMD's Zen-based CPUs tailored for the Chinese market.
Epyc processors typically have a Thermal Design Power (TDP) ranging from 500W to 700W.
Answer: False
The typical TDP range for Epyc processors is generally between 65W for lower-power models and up to 400W or slightly more for high-performance server CPUs. Ranges of 500W-700W are not typical.
What is the primary market segment targeted by AMD's Epyc processor brand?
Answer: Server and embedded systems
The AMD Epyc processor brand is strategically engineered and marketed primarily for the demanding requirements of server, data center, and embedded system applications.
Which of the following is NOT listed as an enterprise-grade feature of Epyc processors compared to desktop counterparts?
Answer: Integrated graphics processing unit (iGPU)
Epyc processors are characterized by features such as higher core counts, extensive RAM support, and ECC memory. They do not typically include integrated graphics processing units (iGPUs), which are more common in desktop and mobile CPUs.
Which supercomputer, operational in May 2022 and recognized as the world's most powerful at the time, utilized AMD Epyc CPUs?
Answer: Frontier
The 'Frontier' supercomputer, which achieved the top position on the TOP500 list upon its operational status in May 2022, was built utilizing AMD Epyc processors.
How were Epyc processors initially received in 2017 regarding performance compared to Intel Xeon?
Answer: They outperformed Xeon in HPC and big-data tasks but lagged in database tasks.
Initial reception in 2017 indicated that Epyc processors demonstrated superior performance in High-Performance Computing (HPC) and big-data analytics compared to contemporary Intel Xeon offerings, although they faced challenges in database workloads.
What is the typical TDP range mentioned for Epyc processors?
Answer: 65W - 400W+
The Thermal Design Power (TDP) for Epyc processors generally spans from approximately 65W for lower-power variants up to 400W or more for high-performance models.
The Hygon Dhyana processor is described in the source as:
Answer: A variant or rebranded version of AMD Epyc for the Chinese market.
The Hygon Dhyana processor is identified as a derivative or rebranded version of AMD's Epyc architecture, specifically developed for the Chinese market.
Epyc processors have exclusively used 7 nm manufacturing processes since their inception.
Answer: False
Epyc processors have utilized various manufacturing process nodes. The first generation ('Naples') used a 14 nm process, while subsequent generations like 'Rome' and 'Milan' transitioned to 7 nm. Newer architectures are moving to more advanced nodes.
AMD uses a monolithic die design for all Epyc processors to maximize performance.
Answer: False
AMD employs a multi-chip module (MCM) design utilizing chiplets for Epyc processors. This approach enhances manufacturing yields and allows for greater flexibility in scaling core counts and features, rather than using a single monolithic die.
The EPYC 7001 series processors (Naples) were manufactured using a 14 nm process.
Answer: True
The first generation Epyc processors, codenamed 'Naples' (7001 series), were manufactured using a 14 nm process technology.
Processors with a 'P' suffix, like the 7351P, are designed for dual-socket configurations.
Answer: False
The 'P' suffix in Epyc model numbers, such as EPYC 7351P, signifies that the processor is intended exclusively for single-socket (uniprocessor) configurations, differentiating it from standard models that support dual-socket setups.
The 'Naples' Epyc CPUs were manufactured using a 7 nm process node.
Answer: False
The 'Naples' Epyc CPUs, representing the first generation, were manufactured using a 14 nm process node. Subsequent generations, such as 'Rome' and 'Milan', utilized the 7 nm process.
The 'F' suffix in Epyc models like 7F32 indicates a focus on lower power consumption and efficiency.
Answer: False
The 'F' suffix in Epyc processor models typically signifies higher clock frequencies, often associated with a higher Thermal Design Power (TDP), rather than a focus on lower power consumption. These models are optimized for workloads benefiting from increased clock speeds.
The 'S' suffix in Epyc 9754S models indicates processors optimized for gaming performance.
Answer: False
The 'S' suffix in Epyc models, such as the 9754S, typically denotes specific configurations optimized for certain cloud-native workloads or specialized environments, rather than gaming performance.
The compute dies for 'Rome' and 'Milan' Epyc CPUs were manufactured using a 7 nm process.
Answer: True
The compute dies (CCDs) for both the second generation ('Rome') and third generation ('Milan') Epyc processors were manufactured utilizing a 7 nm process node.
The I/O die (IOD) in Epyc's MCM design handles core computations.
Answer: False
In Epyc's multi-chip module (MCM) design, the I/O die (IOD) is responsible for input/output functions, including memory controllers and PCIe interfaces, while the Core Complex Dies (CCDs) handle the core computations.
AMD's Epyc CPUs primarily use which design approach to improve manufacturing yields?
Answer: Multi-chip module (MCM) with chiplets
AMD employs a multi-chip module (MCM) design, utilizing smaller chiplets, for its Epyc processors. This strategy significantly enhances manufacturing yields compared to traditional monolithic designs.
What manufacturing process node was used for the first generation Epyc processors ('Naples')?
Answer: 14 nm
The first generation Epyc processors, codenamed 'Naples', were manufactured utilizing a 14 nanometer (nm) process node.
What does the 'P' suffix in an Epyc model number, such as the EPYC 7351P, signify?
Answer: Limited to single-socket (uniprocessor) operation
The 'P' suffix in Epyc model numbers indicates that the processor is designed and validated for single-socket (uniprocessor) systems only.
What manufacturing process node was used for the compute dies of the 'Rome' and 'Milan' Epyc generations?
Answer: 7 nm
The compute dies for both the 'Rome' (second generation) and 'Milan' (third generation) Epyc processors were manufactured using a 7 nanometer (nm) process node.
The 'F' suffix in Epyc model numbers typically indicates:
Answer: Higher clock frequencies, potentially with higher TDP
The 'F' suffix in Epyc model numbers typically denotes processors with higher clock frequencies, often accompanied by a higher Thermal Design Power (TDP), optimized for workloads sensitive to clock speed.
What is the primary role of the I/O die (IOD) in Epyc's multi-chip module (MCM) design?
Answer: Handling input/output functions like memory and PCIe controllers
The I/O die (IOD) in Epyc's MCM architecture is dedicated to managing essential input/output operations, including the memory controllers, PCIe interfaces, and other connectivity functions.